



#6/B 2814
PATENTS
2/3/03
2/3/02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Makoto Yamamoto

Serial No. 10/014,949

Filed: October 26, 2001

For: Lateral Transistor Having Graded Base Region,
Semiconductor Integrated Circuit And
Fabrication Method Thereof

)
)
)
) Art Unit: 2814

)
) Examiner: Shrinivas H. Rao

M. Brunson
2/12/03

RECEIVED
JAN-2 2003
TECHNOLOGY CENTER 2800


SECOND RESPONSE

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

Responsive to the Final Office Action dated September 24, 2002 in the patent application identified above, please enter the following amendments and reconsider this application in view of the appended remarks.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231, on December 24, 2002.


Roger P. Frost- Reg. No. 22,176